

Description

The TKMP2309A uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge .This device is well suited for use as a load switch or in PWM applications.


General Features

- $V_{DS} = -60V, I_D = -4A$
- $R_{DS(ON)} < 120m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} < 170m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low $R_{DS(on)}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Load switch
- PWM application

MARKING:



Package Marking and Ordering Information

Device	Device Package	Reel Size	Tape width	Quantity
TKMP2309A	SOT-23	Ø180mm	8 mm	3000 units

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-4	A
Pulsed Drain Current	I_{DM}	-12	A
Maximum Power Dissipation	P_D	1.5	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	83.3	°C/W
---	-----------------	------	------

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=-250\mu\text{A}$	-60	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=-60\text{V}, \text{V}_{\text{GS}}=0\text{V}$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=-250\mu\text{A}$	-1.5	-2.2	-3.0	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS(ON)}}$	$\text{V}_{\text{GS}}=-10\text{V}, \text{I}_D=-4\text{A}$	-	106	120	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=-4.5\text{V}, \text{I}_D=-3\text{A}$	-	135	170	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=-5\text{V}, \text{I}_D=-4\text{A}$	-	10	-	S
Dynamic Characteristics ^(Note 4)						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=-30\text{V}, \text{V}_{\text{GS}}=0\text{V},$ $F=1.0\text{MHz}$	-	930	-	PF
Output Capacitance	C_{oss}		-	85	-	PF
Reverse Transfer Capacitance	C_{rss}		-	35	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	$t_{\text{d(on)}}$	$\text{V}_{\text{DD}}=-30\text{V}, \text{R}_L=7.5\Omega,$ $\text{V}_{\text{GS}}=-10\text{V}, \text{R}_G=3\Omega$	-	8	-	nS
Turn-on Rise Time	t_r		-	4	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	32	-	nS
Turn-Off Fall Time	t_f		-	7	-	nS
Total Gate Charge	Q_g	$\text{V}_{\text{DS}}=-30, \text{I}_D=-4\text{A},$ $\text{V}_{\text{GS}}=-10\text{V}$	-	25	-	nC
Gate-Source Charge	Q_{gs}		-	3	-	nC
Gate-Drain Charge	Q_{gd}		-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_s=-4\text{A}$	-		-1.2	V
Diode Forward Current ^(Note 2)	I_s		-	-	-4	A
Reverse Recovery Time	t_{rr}	$\text{T}_J = 25^\circ\text{C}, \text{I}_F = -4\text{A}$ $d\text{i}/dt = -100\text{A}/\mu\text{s}$ ^(Note 3)	-	25		nS
Reverse Recovery Charge	Q_{rr}		-	31		nC

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 ID Current De-rating








Figure 11 Normalized Maximum Transient Thermal Impedance



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP		0.037 TYP	
e1	1.800	2.000	0.071	0.079
L	0.550 REF		0.022 REF	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°

SOT-23 Suggested Pad Layout



Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.05 mm.
3. The pad layout is for reference purposes only.